Check for updates

# Large-scale flexible and transparent electronics based on monolayer molybdenum disulfide field-effect transistors

Na Li<sup>1,2,5</sup>, Qinqin Wang<sup>1,2,5</sup>, Cheng Shen<sup>1,2</sup>, Zheng Wei<sup>1,2</sup>, Hua Yu<sup>1,2</sup>, Jing Zhao<sup>1,2</sup>, Xiaobo Lu<sup>1,2</sup>, Guole Wang<sup>1,2</sup>, Congli He<sup>1,2</sup>, Li Xie<sup>1,2</sup>, Jianqi Zhu<sup>1,2</sup>, Luojun Du<sup>1,2</sup>, Rong Yang<sup>1,3,4</sup>, Dongxia Shi<sup>1,2,3</sup> and Guangyu Zhang<sup>1,2,3,4</sup>

Atomically thin molybdenum disulfide (MoS<sub>2</sub>) is a promising semiconductor material for integrated flexible electronics due to its excellent mechanical, optical and electronic properties. However, the fabrication of large-scale MoS<sub>2</sub>-based flexible integrated circuits with high device density and performance remains a challenge. Here, we report the fabrication of transparent MoS<sub>2</sub>-based transistors and logic circuits on flexible substrates using four-inch wafer-scale MoS<sub>2</sub> monolayers. Our approach uses a modified chemical vapour deposition process to grow wafer-scale monolayers with large grain sizes and gold/titanium/ gold electrodes to create a contact resistance as low as 2.9 k $\Omega$  µm<sup>-1</sup>. The field-effect transistors are fabricated with a high device density (1,518 transistors per cm<sup>2</sup>) and yield (97%), and exhibit high on/off ratios (10<sup>10</sup>), current densities (~35 µA µm<sup>-1</sup>), mobilities (~55 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>) and flexibility. We also use the approach to create various flexible integrated logic circuits: inverters, NOR gates, NAND gates, AND gates, static random access memories and five-stage ring oscillators.

lexible electronics is of use in a wide range of applications including wearable sensors, e-skins, flexible displays and energy converters<sup>1-7</sup>. An important trend in the field is the development of high-performance electronics on large scales<sup>8-12</sup>. Approaches based on organic molecules have been researched widely<sup>3,13-17</sup>, but usually suffer from low device performance and non-compatibility with standard fabrication technology. Carbon nanotubes<sup>11,18-21</sup>, semiconductor nanowires<sup>10,22</sup>, zinc oxide (ZnO) thin films<sup>23-25</sup> and multilayer indium selenide (InSe)<sup>26</sup> have also been explored and offer promising capabilities. However, their fabrication scale and low device yield limit their practical applications.

Recently, attention has switched to the use of two-dimensional (2D) semiconductors in flexible electronics due to their atomic thicknesses as well as excellent electrical, optical and mechanical properties<sup>5,7,27-30</sup>. 2D semiconductors, and molybdenum disulfide (MoS<sub>2</sub>) in particular, can be fabricated at electronic grade (wafer-scale and high-quality)<sup>31-34</sup>, and individual MoS<sub>2</sub> field-effect transistors (FETs) fabricated on rigid substrates have shown high on/off ratios (around  $10^8$ ), high mobilities ( $167 \pm 20 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ ) and steep subthreshold swings (74 mV dec<sup>-1</sup>)<sup>35,36</sup>. MoS, is also attractive for constructing integrated circuits, and various logic circuits have been demonstrated on rigid substrates<sup>34,37</sup>. Furthermore, flexible FETs and circuits based on exfoliated few-layer MoS<sub>2</sub> have been created and shown to exhibit high performance<sup>38</sup>. However, due to materials and process limitations when fabricating on flexible substrates, only primitive circuits, involving no more than three discrete  $\rm MoS_2$  transistors, have so far been created on flexible substrates  $^{39,40}.$ 

In this Article, we report the fabrication of four-inch-wafer-scale transparent  $MoS_2$  FET arrays on polyethylene terephthalate (PET) substrates. We use a layer-by-layer fabrication process to create

flexible and clean MoS<sub>2</sub> transistor arrays that exhibit excellent device-to-device uniformity, a device density of 1,518 transistors per cm<sup>2</sup> and a yield of 97%. The devices exhibit on/off ratios of ~10<sup>10</sup>, current densities of ~35  $\mu$ A  $\mu$ m<sup>-1</sup>, carrier mobilities of ~55 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> and good stability and strong tolerance under strain. This scalable fabrication of high-performance transistor arrays (with 54,640 transistors per wafer) enables the production of large-area flexible integrated multistage circuits, and we demonstrate circuits for inverters (with voltage gain as high as 107 at  $V_{dd}$  = 4V), NOR gates, NAND gates, AND gates, static random access memories (SRAMs) and five-stage ring oscillators.

#### Scalable assembly of MoS<sub>2</sub> flexible electronics

Our large-scale devices were fabricated from 4-inch monolayer  $MoS_2$  wafers (inset, Fig. 1a), which were grown by epitaxy techniques we developed previously<sup>31,41</sup>. To scale up the wafer size from the previously used 2 inches (ref. <sup>31</sup>) to 4 inches, we redesigned our chemical vapour deposition (CVD) system by enlarging the growth chamber and adding more evaporation cells for sulfur and molybdenum oxide. The carrier gases in each evaporation cells were independently flowed so as to achieve evaporation control and stability. Moreover, sapphire substrates were loaded into our growth chamber with wafer surfaces facing directly to the evaporation cells to guarantee a steady mass flux transportation of precursors to the 4-inch sapphire substrates. As a result of such new growth design, fully covered (Supplementary Fig. 1a), wafer-scale and high-quality monolayer  $MoS_2$  was epitaxially grown on sapphire with only two crystalline orientations: 0° and 60°.

Figure 1b,c shows optical images of partially and fully covered samples after 20 and 40 min of growth, respectively. A typical

<sup>&</sup>lt;sup>1</sup>Beijing National Laboratory for Condensed Matter Physics; Key Laboratory for Nanoscale Physics and Devices, Institute of Physics, Chinese Academy of Sciences, Beijing, China. <sup>2</sup>School of Physical Sciences, University of Chinese Academy of Sciences, Beijing, China. <sup>3</sup>Beijing Key Laboratory for Nanomaterials and Nanodevices, Beijing, China. <sup>4</sup>Songshan-Lake Materials Laboratory, Dongguan, Guangdong Province, China. <sup>5</sup>These authors contributed equally: Na Li, Qinqin Wang. <sup>See</sup>-mail: ryang@aphy.iphy.ac.cn; gyzhang@iphy.ac.cn

## ARTICLES



**Fig. 1** Schematic and fabricated MoS<sub>2</sub> transistor devices on flexible substrates of PET. **a**, Illustration of flexible transistor arrays with integrated circuits. Left inset: the 4-inch monolayer MoS<sub>2</sub> wafer grown by epitaxy techniques. Right inset: the specific structure of the flexible MoS<sub>2</sub> FETs. **b**, Optical image of MoS<sub>2</sub> domains grown on a 4-inch sapphire substrate for 20 min; the side length of the triangular MoS<sub>2</sub> domain is ~20 µm. **c**, Optical image of a continuous monolayer MoS<sub>2</sub> film grown for 40 min. **d**, HRTEM image of the as-grown monolayer MoS<sub>2</sub>. **e**, Photograph of very large-scale flexible MoS<sub>2</sub> transistor arrays with a device density of 1,518 transistors per cm<sup>2</sup>, completely fitted to a human wrist. Inset: magnified image of FET arrays. **f**, Photograph of the flexible MoS<sub>2</sub> transistor arrays, showing their outstanding optical transparency. **g**, Photograph of various integrated multistage circuits on flexible substrate, including inverters, NOR gates, NAND gates, SRAMs, AND gates and five-stage ring oscillators.

high-resolution transmission electron microscopy (HRTEM) image of the as-grown sample is shown in Fig. 1d, demonstrating a nearly perfect lattice structure with very low defect density. Atomic force microscope (AFM), Raman and photoluminescence (PL) characterizations are presented in Supplementary Fig. 1b–d. Compared with our previous samples with smaller grain sizes (~600 nm in ref. <sup>41</sup> and ~1  $\mu$ m in ref. <sup>31</sup>), the present monolayer MoS<sub>2</sub> samples have much larger grain sizes (~20  $\mu$ m on average). They thus should have higher quality due to the notably decreased density of grain boundaries, as is illustrated in the device characterization discussed in the following.

These wafer-scale  $MoS_2$  monolayers (serving as the semiconductor layer) on sapphire were transferred onto PET substrates

pre-deposited with 30-nm indium tin oxide (ITO, serving as the back-gate electrode layer) and 35-nm aluminium oxide  $(Al_2O_3, serving as the dielectric layer)$  on top to enable further device fabrications. Standard UV lithography, metal film deposition and a lifting off process were performed for the fabrication of devices. Au(3 nm)/Ti(3 nm)/Au(30 nm) were used for source/drain contact electrodes to achieve good electrical contact (top right inset of Fig. 1a). In previously fabricated large-scale flexible devices, particle contamination and residues were usually present<sup>13,18,42</sup> and could degrade device performance and yield. For the ultra-thin 4-inch monolayer MoS<sub>2</sub>, which is easy to pattern using a planar process, we employed a layer-by-layer fabrication process to avoid contamination or bubbles (for more details see Supplementary Figs. 2, 3, 4

### **NATURE ELECTRONICS**

## ARTICLES



**Fig. 2 | Performance characterization of the MoS<sub>2</sub> transistors. a**,  $I_{sd}-V_g$  curves of MoS<sub>2</sub> FETs with different metal contacts and dielectric layers. **b**, Transfer-length-method (TLM) measurements of the contact resistance from the Ti/Au and Au/Ti/Au electrodes. **c**, Transfer curves of Au/Ti/Au contacted devices measured at various temperatures, where s is sheet conductivity. Inset: Arrhenius plot at different  $V_g$ . **d**,  $V_g$  dependence of the SBH for monolayer MoS<sub>2</sub> transistors with Au/Ti/Au contacts. **e**,  $I_{sd}-V_{sd}$  output characteristics of a device with channel width and length of 30 and 6 µm, respectively. **f**, Corresponding  $I_{sd}-V_g$  transfer characteristics at different bias voltages. **g**, Transfer curves at  $V_{sd}$  = 3 V for 97 flexible MoS<sub>2</sub> FETs in the 100-transistor array. Inset: on/off ratio map for each transistor location. **h**, Statistics of mobility from 100 flexible transistors. **i**, Summary of the on/off ratio and mobility for various large-area flexible transistors reported in the literature.

and 11) and could achieve clean  $MoS_2$  devices with a high yield and scalable production.

Figure 1a illustrates the large-scale flexible  $MoS_2$  transistor arrays and integrated multistage circuits. Several as-fabricated samples are shown in Fig. 1e–g. Figure 1e shows a typical flexible  $MoS_2$  transistor array on PET with a total of 54,640 devices. Compared with previous reports<sup>3,13</sup>, an improved device density of 1,518 per cm<sup>2</sup> has been achieved. The aligned elements of flexible  $MoS_2$  transistors with different channel lengths and widths can be clearly seen in the inset of Fig. 1e. Moreover, these devices, fabricated on PET substrates, show high transparency (Fig. 1f and Supplementary Fig. 5). To highlight

the versatility of our approach, various flexible logic circuits implementing different functions were demonstrated, including inverters, SRAMs, NOR gates, NAND gates, AND gates and five-stage ring oscillators, by integrating individual devices (Fig. 1g).

#### High-performance flexible MoS<sub>2</sub> FETs

The contact resistance between the semiconductor channel and metal electrodes is well known to strongly affect device performance<sup>35,43</sup>. Here, the Au/Ti/Au contacts provide a very low contact resistance for monolayer  $MoS_2$  FETs. The titanium layer was used to improve adhesion between the electrodes and underneath the  $MoS_2$ .



**Fig. 3** | **Electrical performance of flexible devices under strain. a**, Schematic of the strain distribution of flexible  $MoS_2$  transistor arrays under bending. **b**, PL spectra of monolayer  $MoS_2$  under different tensile strains. **c**,  $I_{sd}$ - $V_g$  transfer curves of flexible  $MoS_2$  transistors (L/W = 3:1) at different strains. **d**, On and off currents of five randomly picked devices versus strain. **e**, The dependence of charge-carrier mobility on strain. **f**, On/off ratio and charge-carrier mobility of a device subjected to 10<sup>3</sup> cycled tests of bending and releasing. Data were measured at 1% strain. Inset: photograph of flexible devices at 1% strain.

Note that the bottom gold laver in the Au/Ti/Au contact is just a few nanometres thin and it would be very difficult to form a continuous film during evaporation considering the perfectness and inertness of the MoS<sub>2</sub> surface. It is thus most likely that the middle titanium layer is mixed with the bottom gold layers during evaporation, while also maintaining good adhesion and good ohmic contact between the electrodes and MoS<sub>2</sub>.  $I_{\rm sd}$ - $V_{\rm g}$  (source-drain current versus gate voltage) curves of devices fabricated on different dielectric layers and with different metal contacts are shown in Fig. 2a. It can be seen clearly that the Au/Ti/Au contacted devices have higher on/ off ratios and smaller subthreshold swing (SS). The measured contact resistance of the Au/Ti/Au contacted devices is only  $2.9 \text{ k}\Omega \mu m$ , over 10 times smaller than that of Ti/Au contacted devices (Fig. 2b). The devices' contact resistances were extracted by using the transfer length method<sup>44</sup>. The Schottky barrier height (SBH) between the contact and MoS<sub>2</sub> channel was also extracted from Arrhenius plots (Fig. 2c). The reported SBH is ~50-350 meV for Ti/Au contacts<sup>45,46</sup> and 15 meV for the present Au/Ti/Au contacts (Fig. 2d). Such SBH is among the lowest values for various contacts for monolayer MoS<sub>2</sub> (refs. 46,47), suggesting Au/Ti/Au is an excellent contact structure to reduce contact resistance in monolayer MoS<sub>2</sub> devices. This is discussed further in Supplementary Section 4.

In our device structure, an  $Al_2O_3$  layer on ITO was deposited via a modified atomic layer deposition (ALD) process<sup>48</sup> and shows excellent dielectric properties, manifested by the ultra-low gate leakage current of  $I_{gs}$  < 200 fA at  $V_g$  varying from -10 V to 70 V (Supplementary Fig. 6). Figure 2e,f shows the output ( $I_{sd}-V_{sd}$ ) and transfer ( $I_{sd}-V_g$ ) curves of a typical transistor with channel width/ length (W/L) of 30/6 µm. An extremely high on/off ratio of 10<sup>11</sup> has been observed. These device performances are comparable to the best reported on rigid substrates<sup>35</sup>. We also characterized the on/off ratio distribution for a typical  $10 \times 10$  transistor array (Fig. 2g), showing good uniformity. The transfer curves of these devices show little device-to-device variations with an overall yield of 97% with small hysteresis (Supplementary Fig. 7). Based on transfer curves and the capacitance of the Al<sub>2</sub>O<sub>3</sub> dielectric layer (Supplementary Fig. 8), we derived an average charge-carrier mobility of ~55 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> for these devices at  $V_{\rm g} \approx 20 \,\text{V}$  (Fig. 2h). Generally, for large-scale flexible transistors, organic semiconductors exhibit relatively low carrier mobilities (~0.1-10 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>)<sup>13-17</sup>. Although carbon nanotubes demonstrate high mobilities, the on/off ratios have an undesired tradeoff with channel length due to the presence of metallic tubes<sup>18-21</sup>. In Fig. 2i and Supplementary Table 1 we compare the on/off ratio and mobility with those of previously reported large-scale flexible transistors, showing that our monolayer MoS<sub>2</sub> device performances are very promising. Moreover, time stability was established by showing that the device performance is basically maintained at the same level after being left in the atmosphere for 30 days (Supplementary Fig. 9).

To explore the mechanical performances of our flexible  $MoS_2$  transistors, we performed convex bending tests (Fig. 3a). Here, the largest bending corresponds to a tensile strain of 2%. Figure 3b presents the strain-dependent fluorescence spectra of our  $MoS_2$  samples. When increasing the strain, the A-exciton peak is red-shifted and reduced in intensity. This change is consistent with a transition of the optical bandgap of  $MoS_2$  from direct to indirect at strain >1% (ref. <sup>49</sup>). Mechanical strain in  $MoS_2$  can also affect its optical bandgap, quantum emission properties and electrical properties<sup>50</sup>. However, in our bending test, the electrical performance of the  $MoS_2$  transistors was well preserved under strain up to ~1% (Fig. 3c), consistent with previous works<sup>51</sup>. Figure 3d shows the on- and off-current distributions for five devices in different regions when

### **NATURE ELECTRONICS**

## ARTICLES



**Fig. 4 | MoS**<sub>2</sub>-based flexible logic gates and oscillators. a, Photographs of different MoS<sub>2</sub> integrated devices on flexible substrates. **b**, Output voltage of an inverter as a function of input voltage when under different bending states. Inset: voltage gain of the inverter under an input of 4 V. **c**,**d**, Output characteristics of flexible NOR (**c**) and NAND (**d**) gates before and after bending at  $V_{dd} = 2$  V. Logic '0' and '1' mean 0 V and 5 V, respectively, for these and all the following logic devices. **e**,**f**, Output characteristics of flexible SRAM (**e**) and AND (**f**) gates at  $V_{dd} = 2$  V. **g**, Output waveform of a five-stage ring oscillator at  $V_{dd} = 15$  V. **h**, Output frequency as a function of supply voltage  $V_{dd}$ . Error bars represent one standard deviation.

applying strain from 0 to 2%. Below a strain of 1.13%, off/on currents show no obvious increase/decrease and the device performances can be largely preserved (Fig. 3e). Previous finite-element method analysis revealed that the devices' active layers, MoS<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>, experienced strain far less than their failure level when the fabricated device arrays were bent into folded states<sup>5</sup>. Furthermore, these flexible devices are also tolerant to multiple bending tests (>10<sup>3</sup> cycles), with the on/off ratio and mobility remaining at the same level (Fig. 3f). These results prove the reliability of our MoS<sub>2</sub> transistors, which is important for building high-performance flexible electronics.

# Performance characteristics of large-scale flexible logic circuits

To further demonstrate the diversity of such  $MoS_2$  transistors, we fabricated integrated flexible logic devices, such as inverters, NOR gates, NAND gates, SRAMs, AND gates and five-stage ring oscillators by integrating 2, 2, 3, 4, 5 and 12 transistors, respectively (Fig. 4a and Supplementary Figs. 10 and 11). Note that ITO acting as the local bottom gate is not compatible with UV lithography and subsequent electrical measurements because of its invisibility (that is, high transparency). Accordingly, we chose a Ti/Au gate instead

of the ITO gate to fabricate flexible logic devices. Flexible FETs with Ti/Au local bottom gates have no noticeable differences in performance when compared with ITO global gates (Supplementary Figs. 12–14).

Figure 4b and Supplementary Fig. 15 show the typical electrical characteristics of an inverter; high voltage gains of 43 and 107 at bias voltages of  $V_{dd} = 2 V$  and 4 V can be achieved, respectively. This high voltage gain is several times higher than the previously reported values for MoS<sub>2</sub>-based inverters both on rigid and flexible substrates34,37-39 and also comparable to flexible inverters constructed on other materials (Supplementary Fig. 16a). Moreover, the voltage swings of our flexible inverters are also tolerant to strain. Two essential logic gates-NOR and NAND gates-are shown in Fig. 4c,d. The outputs are in two states—0 V and 2 V—by combining two input voltages ('0'/'1') logically at  $V_{dd} = 2 V$  and are stable after bending. Here, logic '0' and '1' mean 0 V and 5 V, respectively (this also applies to the SRAM, AND and NAND logic devices discussed hereafter). Based on these basic logic functions, more complex logic devices can be designed. Figure 4e shows the characteristics of a flip-flop memory cell (SRAM) consisting of two inverters coupled to storage nodes. This SRAM cell has two stable output states-0V and 2 V at  $V_{dd} = 2$  V. At 30 s and 110 s, the input has opened while the output of this flip-flop cell remains at states 0V and 2V. Figure 4f shows the characteristics of an AND gate constructed from a NAND gate and an inverter at  $V_{dd} = 2$  V. This can be set to state 0 V or 2 V by modifying the two input voltage states.

We next demonstrate a flexible ring oscillator based on monolayer MoS<sub>2</sub>. These five-stage ring oscillators are integrated by cascading five inverters and an additional inverter as output buffer to eliminate interference. In each ring oscillators, the component FET devices have a device scaling of  $W = 3 \mu m$ ,  $L = 3 \mu m$  and a gate dielectric thickness of 35 nm. Figure 4g shows the characteristics of a typical oscillator. Benefiting from the smoothness and cleanness of our devices (Supplementary Figs. 4, 11 and 12), our flexible ring oscillator achieves high oscillation frequency (f) and fast stage delays ( $\tau$ ). A stable oscillation frequency of 13.12 MHz at  $V_{dd} = 15$  V, corresponding to a stage delay of  $\tau = 1/(2Nf) = 7.6$  ns in the flexible ring oscillator (where N is the number of inverter stages), can be achieved. This value is comparable to current state-of-the-art flexible ring oscillators made of various semiconductor materials (Supplementary Fig. 16b). Additionally, the output frequency of the ring oscillator can be adjusted by varying the supply voltage,  $V_{dd}$  (Fig. 4h). Oscillation frequencies of 860 kHz and 13 MHz were obtained when applying  $V_{\rm dd} = 5$  V and  $V_{\rm dd} = 15$  V, respectively.

#### Conclusions

We have reported the large-scale fabrication of flexible electronic devices with high device yield, density and uniformity using four-inch-wafer-scale monolayer MoS<sub>2</sub>. The individual devices exhibit large on/off ratios, high mobilities, high current densities and excellent flexibility. We also created integrated flexible devices for multistage logic circuits. Our work provides a method for fabricating large-scale flexible integrated MoS<sub>2</sub> devices that could be of value in the development of flexible electronics for applications in computing, communications, sensing and information storage.

#### Methods

**Epitaxial growth of MoS**<sub>2</sub>. The MoS<sub>2</sub> growth was performed in a 4-inch CVD chamber. Sulfur (Alfa Aesar, 99.99, 10 g) and MoO<sub>3</sub> (Alfa Aesar, 99.999, 60 mg) powders were used as reaction sources. Pre-annealed 4-inch sapphire wafers with clean and atomically flat surfaces were used as substrates. During the growth, the tubes loaded with S were flowed with Ar (gas flow rate, 40 s.c.c.m.) and the tubes loaded with MoO<sub>3</sub> were flowed with Ar/O<sub>2</sub> (gas flow rate, 180/3 s.c.c.m.). The temperatures for the S, MoO<sub>3</sub> and substrate zones were 115, 540 and 930 °C, respectively. For a typical growth run, the pressure in the chamber was ~1 torr and the growth lasted for ~40–60 min.

**Transfer of wafer-scale MoS<sub>2</sub>.** First, 5% 950 polymethyl methacrylate (PMMA) in anisole was spin-coated on MoS<sub>2</sub>/sapphire at a speed of 2,000 r.p.m. then baked at 180 °C for 1 min. This process was repeated three times. Second, as-made PMMA/MoS<sub>2</sub>/sapphire samples were immersed in KOH solution at 110 °C for half an hour. The samples were then picked up from the solution and transferred into deionized water to release the PMMA/MoS<sub>2</sub> layer from the sapphire. After full release, the PMMA/MoS<sub>2</sub> layers floated to targeting substrates. Finally, transferred samples were kept at room temperature for ~12 h to remove the extra water. The PMMA was washed out in acetone.

Fabrication of flexible MoS<sub>2</sub> devices. As shown in Supplementary Fig. 2, 30-nm-thick ITO was first deposited on the PET substrate by magnetron sputtering. An ALD system was then used to deposit 35-nm-thick Al<sub>2</sub>O<sub>3</sub> on the PET/ITO at 110 °C with H<sub>2</sub>O and trimethyl aluminium as precursors and high-purity N2 as the carrying gas. The monolayer MoS2 was transferred onto PET/ITO/Al2O3 substrates, then UV lithography (MA6, Karl Suss) and reactive ion etching (Plasma Lab 80 Plus, Oxford Instruments) were used to define MoS2 channels with AR-5350 as the photoresist, which was spin-coated on the sample surface at 4,000 r.p.m. and baked at 100 °C for 4 min. Au(3 nm)/Ti(2 nm)/ Au(30 nm) were deposited on the MoS<sub>2</sub> channels as source-drain electrodes by electron beam evaporation followed by a second UV lithography process. For the flexible MoS<sub>2</sub> logic circuits, fabrication started with patterning of the separated bottom metal layer by UV lithography and evaporation of Ti (2 nm)/Au (13 nm) on a PET substrate, then 35 nm of Al<sub>2</sub>O<sub>3</sub> was deposited by ALD as the dielectric layer. The next steps were conducted following the same fabrication process as for MoS<sub>2</sub> FET arravs

**Characterizations and measurements.** Raman shift and PL characterizations were performed on a JY Horiba HR800 system with a laser excitation wavelength of 532 nm and power of 0.6 mW. Surface imaging of these samples was carried out with an AFM (Veeco Multimode III). Electrical measurements were performed in a probe station and under dark conditions with semiconductor parameter analysers (Agilent 4156C and B1500).

#### Data availability

The data that support the plots within this paper and other findings of this study are available from the corresponding author upon reasonable request.

Received: 18 September 2019; Accepted: 17 August 2020; Published online: 21 September 2020

#### References

- Rus, D. & Tolley, M. T. Design, fabrication and control of soft robots. *Nature* 521, 467–475 (2015).
- Wehner, M. et al. An integrated design and fabrication strategy for entirely soft, autonomous robots. *Nature* 536, 451–455 (2016).
- Wang, S. et al. Skin electronics from scalable fabrication of an intrinsically stretchable transistor array. *Nature* 555, 83–88 (2018).
- 4. Gao, W. et al. Fully integrated wearable sensor arrays for multiplexed in situ perspiration analysis. *Nature* **529**, 509–514 (2016).
- Park, Y. J. et al. All MoS<sub>2</sub>-based large area, skin-attachable active-matrix tactile sensor. ACS Nano 13, 3023–3030 (2019).
- Hosseini, P., Wright, C. D. & Bhaskaran, H. An optoelectronic framework enabled by low-dimensional phase-change films. *Nature* 511, 206–211 (2014).
- Zhang, X. et al. Two-dimensional MoS<sub>2</sub>-enabled flexible rectenna for Wi-Fi-band wireless energy harvesting. *Nature* 566, 368–372 (2019).
- Briseno, A. L. et al. Patterning organic single-crystal transistor arrays. *Nature* 444, 913–917 (2006).
- 9. Nomura, K. et al. Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. *Nature* **432**, 488–492 (2004).
- 10. Takei, K. et al. Nanowire active-matrix circuitry for low-voltage macroscale artificial skin. *Nat. Mater.* **9**, 821–826 (2010).
- 11. Cao, Q. et al. Medium-scale carbon nanotube thin-film integrated circuits on flexible plastic substrates. *Nature* **454**, 495–500 (2008).
- 12. Gelinck, G. H. et al. Flexible active-matrix displays and shift registers based on solution-processed organic transistors. *Nat. Mater.* **3**, 106–110 (2004).
- Kaltenbrunner, M. et al. An ultra-lightweight design for imperceptible plastic electronics. *Nature* 499, 458–463 (2013).
- 14. Min, S. Y. et al. Large-scale organic nanowire lithography and electronics. *Nat. Commun.* **4**, 1773 (2013).
- Khim, D. et al. Precisely controlled ultrathin conjugated polymer films for large area transparent transistors and highly sensitive chemical sensors. *Adv. Mater.* 28, 2752–2759 (2016).
- 16. Duan, S. et al. Scalable fabrication of highly crystalline organic semiconductor thin film by channel-restricted screen printing toward the low-cost fabrication of high-performance transistor arrays. *Adv. Mater.* **31**, 1807975 (2019).

### **NATURE ELECTRONICS**

- 17. Xu, J. et al. Multi-scale ordering in highly stretchable polymer semiconducting films. *Nat. Mater.* **18**, 594–601 (2019).
- Nela, L., Tang, J., Cao, Q., Tulevski, G. & Han, S. J. Large-area high-performance flexible pressure sensor with carbon nanotube active matrix for electronic skin. *Nano Lett.* 18, 2054–2059 (2018).
- Cao, X. et al. Fully screen-printed, large-area and flexible active-matrix electrochromic displays using carbon nanotube thin-film transistors. *ACS Nano* 10, 9816–9822 (2016).
- Choi, Y. et al. Capacitively coupled hybrid ion gel and carbon nanotube thin-film transistors for low voltage flexible logic circuits. *Adv. Funct. Mater.* 28, 1802610 (2018).
- 21. Tang, J. et al. Flexible CMOS integrated circuits based on carbon nanotubes with sub-10-ns stage delays. *Nat. Electron.* 1, 191–196 (2018).
- Liu, X., Long, Y.-Z., Liao, L., Duan, X. & Fan, Z. J. A. N. Large-scale integration of semiconductor nanowires for high-performance flexible electronics. ACS Nano 6, 1888–1900 (2012).
- Lin, Y. Y., Hsu, C. C., Tseng, M. H., Shyue, J. J. & Tsai, F. Y. Stable and high-performance flexible ZnO thin-film transistors by atomic layer deposition. ACS Appl. Mater. Interfaces 7, 22610–22617 (2015).
- 24. Song, K. et al. Fully flexible solution-deposited ZnO thin-film transistors. *Adv. Mater.* **22**, 4308–4312 (2010).
- Sheng, J., Lee, H. J., Oh, S. & Park, J. S. Flexible and high-performance amorphous indium zinc oxide thin-film transistor using low-temperature atomic layer deposition. ACS Appl. Mater. Interfaces 8, 33821–33828 (2016).
- 26. Yang, Z. et al. Wafer-scale synthesis of high-quality semiconducting two-dimensional layered InSe with broadband photoresponse. ACS Nano 11, 4225–4236 (2017).
- 27. Pu, J. et al. Highly flexible MoS<sub>2</sub> thin-film transistors with ion gel dielectrics. *Nano Lett.* **12**, 4013-4017 (2012).
- 28. Salvatore, G. A. et al. Fabrication and transfer of flexible few-layers  $MoS_2$  thin film transistors to any arbitrary substrate. ACS Nano 7, 8809–8815 (2013).
- 29. Sarkar, D. et al. MoS<sub>2</sub> field-effect transistor for next-generation label-free biosensors. *ACS Nano* **8**, 3992–4003 (2014).
- Lim, Y. R. et al. Wafer-scale, homogeneous MoS<sub>2</sub> layers on plastic substrates for flexible visible-light photodetectors. *Adv. Mater.* 28, 5025–5030 (2016).
- Yu, H. et al. Wafer-scale growth and transfer of highly-oriented monolayer MoS<sub>2</sub> continuous films. ACS Nano 11, 12001–12007 (2017).
- 32. Kang, K. et al. High-mobility three-atom-thick semiconducting films with wafer-scale homogeneity. *Nature* **520**, 656–660 (2015).
- Xu, H. et al. High performance wafer scale MoS<sub>2</sub> transistors toward practical application. *Small* 14, 1803465 (2018).
- Lin, Z. et al. Solution-processable 2D semiconductors for high-performance large-area electronics. *Nature* 562, 254–258 (2018).
- Wang, Y. et al. Van der Waals contacts between three-dimensional metals and two-dimensional semiconductors. *Nature* 568, 70–74 (2019).
- Radisavljevic, B., Radenovic, A., Brivio, J., Giacometti, V. & Kis, A. Single-layer MoS<sub>2</sub> transistors. *Nat. Nanotechnol.* 6, 147–150 (2011).
- Wang, H. et al. Integrated circuits based on bilayer MoS<sub>2</sub> transistors. Nano Lett. 12, 4674–4680 (2012).
- Cheng, R. et al. Few-layer molybdenum disulfide transistors and circuits for high-speed flexible electronics. *Nat. Commun.* 5, 5143 (2014).
- Amani, M. et al. Flexible integrated circuits and multifunctional electronics based on single atomic layers of MoS<sub>2</sub> and graphene. *Nanotechnology* 26, 115202 (2015).
- Shinde, S. M. et al. Surface functionalization mediated direct transfer of molybdenum disulfide for large area flexible devices. *Adv. Funct. Mater.* 28, 1706231 (2018).

- Zhang., J. et al. Scalable growth of high-quality polycrystalline MoS<sub>2</sub> monolayers on SiO<sub>2</sub> with tunable grain sizes. ACS Nano 8, 6024–6030 (2014).
- 42. Hills, G. et al. Modern microprocessor built from complementary carbon nanotube transistors. *Nature* **572**, 595–602 (2019).
- Allain, A., Kang, J., Banerjee, K. & Kis, A. Electrical contacts to two-dimensional semiconductors. *Nat. Mater.* 14, 1195–1205 (2015).
- 44. Liu, H., Neal, A. T. & Ye, P. D. Channel length scaling of MoS<sub>2</sub> MOSFETs. ACS Nano 6, 8563–8569 (2012).
- Das, S., Chen, H.-Y., Penumatcha, A. V. & Appenzeller, J. High performance multilayer MoS<sub>2</sub> transistors with scandium contacts. *Nano Lett.* 13, 100–105 (2013).
- 46. Liu, W., Sarkar, D., Kang, J., Cao, W. & Banerjee, K. Impact of contact on the operation and performance of back-gated monolayer MoS<sub>2</sub> field-effect transistors. ACS Nano 9, 7904–7912 (2015).
- 47. Cui, X. et al. Low-temperature ohmic contact to monolayer MoS<sub>2</sub> by van der Waals bonded Co/h-BN electrodes. *Nano Lett.* **17**, 4781–4786 (2017).
- Li, N. et al. Atomic layer deposition of Al<sub>2</sub>O<sub>3</sub> directly on 2D materials for high-performance electronics. *Adv. Mater. Interfaces* 6, 1802055 (2019).
- Conley, H. J. et al. Bandgap engineering of strained monolayer and bilayer MoS<sub>2</sub>. Nano Lett. 13, 3626–3630 (2013).
- Palacios-Berraquero, C. et al. Large-scale quantum-emitter arrays in atomically thin semiconductors. *Nat. Commun.* 8, 15093 (2017).
- Lee, G.-H. et al. Flexible and transparent MoS<sub>2</sub> field-effect transistors on hexagonal boron nitride-graphene heterostructures. ACS Nano 7, 7931–7936 (2013).

#### Acknowledgements

This project was supported by the National Science Foundation of China (NSFC grant nos. 61734001, 11834017, 11574361 and 51572289), the Strategic Priority Research Program (B) of CAS (grant no. XDB30000000), the Key Research Program of Frontier Sciences of CAS (grant no. QYZDB-SSW-SLH004), the National Key R&D program of China (grant no. 2016YFA0300904) and the Youth Innovation Promotion Association CAS (grant no. 2018013).

#### Author contributions

G.Z. supervised the project. Q.W. performed the growth of the 4-inch MoS<sub>2</sub> wafers. N.L. fabricated the flexible devices with help from Z.W., H.Y., C.S., J. Zhao. and G.W. N.L. performed the electrical measurements with help from C.S. and X.L. N.L., Q.W., R.Y. and G.Z. analysed data. N.L., Q.W., C.S., R.Y. and G.Z. wrote the manuscript and all authors commented on the manuscript.

#### Competing interests

The authors declare no competing interests.

#### **Additional information**

Supplementary information is available for this paper at https://doi.org/10.1038/ s41928-020-00475-8.

Correspondence and requests for materials should be addressed to R.Y. or G.Z.

Reprints and permissions information is available at www.nature.com/reprints.

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

© The Author(s), under exclusive licence to Springer Nature Limited 2020

# ARTICLES